

References

- [AFG-89] M. Afghahi and C. Svensson, "Calculation of clock path delay and skew in VLSI synchronous systems," in Proc. IEEE Eur. Conf. Circuit Theory and Design, Sept. 1989, pp. 265–269.
- [BAI-98] D.W. Bailey and B. J. Benschneider, "Clocking design and analysis for a 600-MHz alpha microprocessor", IEEE J. Solid-State Circuits, vol. 3, pp. 1627–1633, Nov. 1998.
- [FAN-98] S. J. Fang et al, "Control of dielectric CMP using an interferometry based endpoint sensor", IEEE Int'l Inter. Tech. Conf., pp. 76-78, 1998.
- [FIS-85] A.L. Fisher, H. T. Kung, "Synchronizing large VLSI processors arrays", IEEE Transactions on Computers, Vol. c-34, No. 8, pp 734-740, August 1985
- [FRI-86] E. G. Friedman and S. Powell, "Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSI", IEEE J. Solid-State Circuits, vol. SC-21, pp. 240–246, Apr. 1986.
- [FRI-00] E. G. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits", Proceedings of the IEEE, Vol. 89, No. 5, pp 665-692, May 2000.
- [GRO-98] P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. Allmon, "High-performance microprocessor design," IEEE J. Solid-State Circuits, vol. 33, pp. 676–686, May 1998.
- [HOR-92] M. Horowitz, "Clocking strategies in high performance processors", in Proc. IEEE Symp. VLSI Circuits, June 1992, pp. 50–53.

- [JAC-90] M. A. B. Jackson, A. Srinivasan, and E. S. Kuh, "Clock routing for high performance ICs," in Proc. ACM/IEEE Design Automation Conf., June 1990, pp. 573–579.
- [JIA-01] X. Jiang and S. Horiguchi, "Statistical skew modeling for general clock distribution networks in presence of process variations", IEEE Transaction on VLSI systems, Vol. 9, No. 5, October 2001, pp 704-711.
- [IBM-85] "Method of deskewing data pulses," IBM Tech. Disclosure Bull, vol. 28, pp. 2658–2659, Nov. 1985.
- [ITRS] Semiconductor Industry Association, "The International Technology Roadmap for Semiconductors", San Jose CA, USA.
- [ISM-00] Y.I.Ismail and E.G.Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits", IEEE Transactions on Very Large Scale Integration Systems Vol.8 No.2 pp. 195-206 2000.
- [KAH-91] A. B. Kahng, J. Cong, and G. Robins, "High-performance clock routing based on recursive geometric matching", in Proc. ACM/IEEE Design Automation Conf., June 1991, pp. 322–327.
- [KAH-01] A. Kahng, "Design and Other ITRS Technologies: Sharing Brick Walls", IEEE SCCS Kansai Chapter, October 17, 2001.
- [KUG-88] S. D. Kugelmass and K. Steiglitz, "A probabilistic model for clock skew," in Proc. Int. Conf. Systolic Arrays, San Diego, CA, May 1988, pp. 545–554.

- [NAE-01] A.Naeemi J.D.Meindl “An optimal partition between on-chip and on-board interconnects” Proceedings on the IEEE International Technology Conference. San Francisco, CA: pp.131-133, 2001.
- [NAE-02] A.Naeemi, R.Venkatesan J.D.Meindl “System-on-a-chip global interconnect optimization” Proceedings on ASIC/SoC Conf. pp.399-403 2002.
- [RAM-89] P. Ramanathan and K. G. Shin, “A clock distribution scheme for nonsymmetric VLSI circuits,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1989, pp. 398–401.
- [RUS-00] S. Rusu and S. Tam, “Clock generation and distribution for the first IA-64 microprocessor,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp. 176–177.
- [SAK-93] T.Sakurai “Closed-Form Expressions for Interconnection Delay, Coupling and Crosstalk in VLSI's”, IEEE Transactions on Electron Devices Vol.40 No.1 pp.118-124 1993.
- [STE-97] S. Stetson, “Low Jitter Clock Distribution Networks”, Dissertation Proposal, The University of Michigan, July 1997.
- [TAM-04] S. Tam, Rahul Dilip Limaye, and Utpal Nagarji Desai, “Clock Generation and Distribution for the 130-nm Itanium 2 Processor With 6-MB On-Die L3 Cache”, IEEE Journal of solid-state circuits, Vol. 39, No. 4, April 2004.
- [WES-94] N. H. E.Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. Reading, MA: Addison-Wesley, Apr. 1994.

- [YEH-06] C. Yeh, G. Wilke, H. Chen, S. Reddy, H. Nguyen, T. Miyoshi, W. Walker R. Murgai “Clock Distribution Architectures: A Comparative Study”, Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED’06).
- [ZAR-98] P. Zarkesh-Ha, T. Mule and J.D. Meindl, “Characterization and Modeling of clock skew with process variations”, submitted to IEEE Custom Integrated Circuit Conf., May 1998.