

## ***Bibliografía:***

### ***Artículos consultados:***

- *Leakage in nanometer scale Cmos circuits.*- S.Mulhopadhyay, H. Mahmoodi-Meiman, C. Neau, K. Roy. 2003 IEEE
- *Scaling of the stack effect and its application for leakage reduction.*- S. Narendra, S. Borkhar, D. Antoniadis, A. Chandrakasan
- *Analog Circuits in Ultra-Deep-Submicron CMOS.* - Anne-Johan Annema, Bram Nauta, Ronald van Langevelde, Hans Tuinhout. IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005
- *Low-power design: Ways to approach the limits.* Eric A. Vittoz. IEEE International Solid State Circuits Conference 1994/ Session 1/ Plenary Session/ Paper WA 1.1
- *A new technique for standby leakage reduction in High-performance circuits.* Yibin Ye, Shekhar Borkar and Vivek De. 1998 Symposium on VLSI Circuits Digest of Technical Papers
- *Design and Optimization of Dual-Threshold Circuits for Low-Voltage Low-Power Applications.* Liqiong Wei, Zhanping Chen, Kaushik Roy, Mark C. Johnson, Yibin Ye, and Vivek K. De. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 1, MARCH 1999
- *Device Mismatch and tradeoffs in the design of analog circuits.* P. Kinget. IEEE JOURNAL OF SOLID-STATE CIRCUITS, Vol. 40, No. 6, June 2005
- *Low-Voltage CMOS analog circuits.*- B. J. Hosticka, W. Brockherde, D. Hammerschmidt, R. Kokozinski

- *Low-voltage analog CMOS circuit techniques.*-John W. Fattaruso.IEEE 2000
- *Analog design in deep sub-micron CMOS.*- Klaas Bult
- *Design and characterization of low-voltage analog switch without the need for clock boosting.*- C.J. B. Fayomi, G. W. Roberts
- *Scaling impact on analog performance of sub-100nm MOS-FETs for mixed mode applications.*- M. Garg, S. Suryagandh, J.C.S. Woo. IEEE 2003
- *Low-voltage CMOS analog switch for high precision sample and hold circuit.* C.J. B. Fayomi, G.W. Roberts and M. Sawan
- *A 640 mW high accuracy 8-bit 1 GHz flash ADC encoder.*- J. Kanan, F Kaess y M. Declercq. 1999 IEEE
- *A 6-bit 1.2-GS/s Low-Power Flash-ADC in 0.13- $\mu$ m Digital CMOS.*- Christoph Sandner, Member, IEEE, Martin Clara, Andreas Santner, Thomas Hartig, and Franz Kuttner. IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 7, JULY 2005
- *A High-speed CMOS Comparator with 8-b Resolution.*- G. M. Yin, F. Op't Eynde, and W. Sansen. IEEE JOURNAL OF SOLID-STATE CIRCUITS. VOL. 27. NO. 2 . FEBRUARY 1992