

Bibliografía

- [1] Rafael Serrano Gotarredona. “Arquitectura Bio-Inspirada Basada en AER para la Convolución de Imágenes en Tiempo Real”, tesis doctoral, Universidad de Sevilla, realizada en el IMSE-CNM, 2007.
- [2] R. W. Williams, K. Herrup. “The control of neuron number”, *Anual Review on Neuroscience*, vol. 11, pp. 423-453, 1998.
- [3] B. Pakkenberg, H. J. G. Gundersen. “Neocortical neuron number in humans: effect of sex and age”, *Journal of Comparative Neurology*, vol. 384, pp. 312-320, 1997.
- [4] M. S. Silvetti. “Wiring considerations in analog VLSI systems with appplications to field programmable networks”, tess doctoral, California Institute of Technology, Pasadena, CA, 1991.
- [5] W. Gestner, W.K. Kistler. “Spiking Neuron Models”, Cambridge University Press, 2002.
- [6] S. Thorpe, D. Frize, C. Malot. “Speed of processing in the human visual system”, *Nature*, vol. 381, pp. 520-522, 1996.
- [7] R. Van Rullen, S. Thorpe. “Rate coding versus temporal order coding: What retinal ganglion cells tell the visual cortex”, *Neural Computation*, No. 13, pp. 1255-1283, 1998.
- [8] J. Gautrais, S. Thorpe. “Rate coding versus temporal order coding: a theoretical approach”, *BioSystems*, No.48, pp. 57-65, 1998.
- [9] W. Maas, C. M. Bishop. “Pulsed Neural Networks”, MIT press, 1999.
- [10] J. Lazzaro, J. Wawrynek. “A Multi-Sender Asynchronous Extension to the Address-Event Protocol”, *16th Conference on Advanced Research in VLSI*, W. J. Dally, J.W. Poulton, A.T. Ishii (Eds.), pp. 158-169, 1995.
- [11] Z. Kalayjian, A.G. Andreou, “Asynchronous Communication of 2D Motion Information using Winner-Takes-All Arbitration”, *Int. Journal on Analog Integrated Circuits and Signal Processing*, vol. 13, No. 1-2, pp. 103-109, marzo/abril de 1997.
- [12] K. Bohanen, “Retinomorphic Vision Systems”, *Proc. of International Conference on Microelectronic for Neural Networks*, pp. 2-14, 1996.

- [13] K. A. Bohanen. "Communicating Neuronal Ensembles between Neuromorphic Chips", *Neuromorphic Systems Engineering*, capítulo 11, Kluwer Academics Publishers, editado por T. S. Lande, 1998.
- [14] K. A. Bohanen. "A Throughput-On-Demand Address-Event Transmitter for Neuromorphic Chips", *ARVLSI'99*, Atlanta, GA. Publicado por IEEE Computer Society Press, Los Alamitos, CA, pp. 72-86, 1999.
- [15] K. A. Bohanen. "Point-to-Point Connectivity Between Neuromorphic Chips Using Address Events", *IEEE Trans. on Circuits and Systems part-II*, vol. 47, No. 5, pp. 416-434, mayo 2000.
- [16] E. Culurciello, R. Etienne-Cummings, K. Bohanen. "A biomorphic digital image sensor", *IEEE journal on solid-state circuits*, vol. 38, No. 2, pp. 281-294, febrero 2003.
- [17] K. A. Bohanen. "A burst-mode word-serial address-event link-I transmitter design", *IEEE Transactions on Circuits and Systems I-Regular Papers*, vol. 51, pp. 1269-1280, 2004.
- [18] K. A. Bohanen. "A burst-mode word-serial address-event link-II: Receiver design", *IEEE Transactions on Circuits and Systems I-Regular Papers*, vol. 51, pp. 1281-1291, 2004.
- [19] K. A. Bohanen. "A burst-mode word-serial address-event link-III: analysis and test results", *IEEE Transactions on Circuits and Systems I*, vol. 51, número 7, pp. 1292-1300, 2004.
- [20] D. H. Goldberg, G. Cauwenberghs, A. G. Andreou. "Probabilistic Synaptic Weighting in a Reconfigurable Network of VLSI Integrate-and-Fire Neurons", *Neural Networks*, vol. 14, no. 6-7, pp. 781-793, 2001.
- [21] A. Mortara, E.A. Vittoz. "A communication tailored for analog VLSI artificial neural networks: intrinsic performance and limitations", *IEEE Trans. on Neural Networks*, vol. 4, pp. 523-528, mayo 1993.
- [22] A. Mortara, E.A. Vittoz. "A communication scheme for analog VLSI perceptive systems", *IEEE journal of solid-state circuits*, vol. 30, No. 6, pp. 660-669, junio 1995.
- [23] E. Culurciello, A. G. Andreou. "A comparative study of access topologies for chip level address-event communication channels", *IEEE transactions on neural networks*, vol. 14, No. 5, pp. 1266-1277, septiembre 2003.
- [24] V. Brajovic. "Loseless non-arbitrated address event coding", *Proc. of International Symposium on Circuits and Systems (ISCAS'03)*, vol. 5, pp. 825-828, mayo 2003.
- [25] Documentación de referencia del kit CMOS090, *STMicroelectronics*.
- [26] ANSI/TEIA/EIA-644-1995, *Electrical Characteristics of Low Voltage Differential Signalling (LVDS) Interface Circuits*. Telecommunications Industry Association, Nov. 15, 1995.

- [27] IEEE Std 1596.3-1996, *IEEE Estandar for Low-Voltage Differential Signalling (LVDS) for Scalable Coherent Interface (SCI)*, IEEE Computer Society, 31 de Julio de 1996.
- [28] “LVDS Owner’s Manual, Design Guide”, *National Semiconductor*, primavera 1997.
- [29] Howard W. Johnson, Martin Graham. “High Speed Digital Design, A Handbook of Black Magic”, Englewood Cliffs, NJ, Prentice Hall,1993.
- [30] “AN-5017 LVDS Fundamentals”, notas de aplicación de Fairchild Semiconductor, 2005.
- [31] Howard W. Johnson, Martin Graham. “High Speed Signal Propagation: Advanced Black Magic”, Englewood Cliffs, NJ, Prentice Hall,2003.
- [32] Elliot Cole P.E. “TIA/EIA-568A Category 5 cables in low-voltage differential signalling (LVDS)”, Application Note Texas Instruments, Data Transmission-Analog Applications, agosto de 1999.
- [33] Valdimir Bratov, Jeb Binkley, Vladimir Katzman, John Choma. “Architecture and Implementation of a Low-Power LVDS Output Buffer for High Speed Applications”, *IEEE Transactions on Circuits and Systems*, vol. 53, número 10, octubre de 2006.
- [34] Andrea Boni, Andrea Pierazzi, Davide Vecchi . “LVDS I/O Interface for Gb/s-per-Pin Operation in $0.35\mu\text{m}$ CMOS”, *IEEE Journal of Solid-State Circuits*, vol. 36, pp. 706-711, Abril 2001.
- [35] Uwe Vogel, Rolf Jähne, Steffen Ulbricht, Gerd Bunk. “LVDS I/O Cells with Rail-to-Rail Receiver Input for SONET/SDH at 1.25Gbps”, *Solid-State Circuits Conference (ESSCIRC)*, 19-21 septiembre 2000, pp.460-463.
- [36] Chua-Chin Wang, Jian-Ming Huang, Jih-Fon Huang. “1.0 Gbps LVDS Transceiver Design for LCD Panels”, *IEEE Asia-Pacific Conference on Advanced System Integrated Circuits*.
- [37] Gunjan Mandal, Pradip Mandal. “Low Power LVDS Transmitter with Low Common Mode Variation for 1Gb/s-per-Pin Operation”, *IEEE Proc. ISCAS*, vol. 1, pp. I1120-I1123, mayo de 2004.
- [38] Mingdeng Chen, Jose Silva Martinez, Michael Nix, Moises E. Robinson. “Low-Voltage Low-Power LVDS Drivers”, *IEEE J. Solid-State Circuits*, vol. 40, número 2, febrero de 2005.
- [39] Qin Tang, Qin Yin, Jian-hui Wu. “Low Power LVDS Driver Used in ADC Systems”, *8th International Conference on Solid-State and Integrated Circuit Technology (ICSICT’06)*, pp. 1664-1666, Shanghai, 2006.
- [40] Shahriar Jamasb, Reza Jalilizeinali, Paul M. Chau. “A 622MHz Stand-Alone LVDS Driver Pad in $0.18 \mu\text{m}$ CMOS”, *Circuits and Systems*, 2001. MWSCAS 2001, vol.2, pp. 610-613.

- [41] Marijan Kumric, Frank Ebert, Roland Ramp, Klaus Welch. "Digitally Tuneable On-Chip Line Termination Resistor for 2.5 Gbps LVDS Receiver in 0.25 μ m Standard CMOS Technology", *Solid-State Circuits Conference (ESSCIRC)*, 18-20 septiembre 2001, pp. 241-244.
- [42] Thaddeus Gabara, Wilhelm Fisher, Wayne Werner, Stefan Siegel, Makeshwar Kothandaraman, Peter Metz, Dave Gradl. "LVDS I/O Buffers with a Controlled Reference Circuit", *Proc. ASIC Conference*, septiembre de 1997, pp. 311-315.
- [43] Ángel Rivera, Elianne Bravo, Manuel Jiménez, Rogelio Palomera. "Design Review and Innovations in Low-Voltage Differential Signalling Drivers", *47 IEEE International Midwest Symposium on Circuits and Systems*.
- [44] Kwan-Woo Yoo, Jeong Beom Kim. "Design of a High-Speed LVDS I/O Interface Using Telescopic Amplifier", *Solid-State and Integrated Circuit Technology (ICSICT)*, 2006, pp. 1987-1989.
- [45] Gunjan Mandal, Pradip Mandal. "Low-Power LVDS Receiver for 1.3 Gbps Phsyical Layer (PHY) Interface", *Circuits and Systems (ISCAS)*, 23-26 mayo 2005, vol. 3, pp. 2180-2183.
- [46] Hwang-Cherng Chow, Wen-Wann Sheen. "Low Power LVDS Circuit for Serial Data Communications", *Proc. of 2005 Symposium on Intelligent Signal Porcessing and Communication Systems*, December 13-16, 2005, Hong Kong.
- [47] Peter Xiao, Dan Kutch, Kevin Stawiasz, Herschel Ainspan, Joong-ho-Choi, Hyun Shin. "A 500Mbps, 20-Channel CMOS Laser Diode Array Driver for a Parallel Optical Bus", *Proc. of 1997 IEEE International Solid-State Circuits Conference*.
- [48] Chung-Yuan Chen, Tai-Ping Sun. "A Novel CMOS Mini-LVDS Receiver for Flat-Plane Application", *Solid-State and Integrated Circuit Technology (ICSICT)*, 2006, pp. 1499-1501.
- [49] A. L. Coban, M. H. Koroglu, K.A. Ahmed. "A 2.5-3.125 Gpbs Quad Transceiver with Second-Order Analog DLL-Based CDRs", *IEEE Journal of Solid-State Circuits*, vol. 40, No. 9, pp. 1940-1947, septiembre 2005.
- [50] "Transmission line model generator (LMG)", *IC 4.4.3 product documentation*. San Jose, CA: Cadence Design Systems, Inc. 1999.
- [51] Mohammed Maymandi-Nejad, Manoj Sachdev. "A Digitally Programmable Delay Element: Design and Analysis", *IEEE Transactions on Very Large Scale Integration Systems*, vol. 11, número 5, 5 de octubre de 2003.
- [52] Nihar R. Mahapatra, Sipiram V. Garimella, Alwin Tareen. "An Empirical and Analytical Comparison of Delay Elements and a New Delay Element Design", *Circuits and Systems, ISCAS-2002*, vol.2, pp. II473-II476.

- [53] Petre Popescu, Alan Solheim, Mark Wight. “Experimental Monolithic High Speed Transceiver for Manchester Encoded Data”, *Bipolar/BiCMOS Circuits and Technology Meeting*, 2-3 octubre de 1995, pp. 110-113.